The future of high-performance computing is aligning itself towards the efficient use of highly parallel computing environments. One application where the use of massive parallelism comes instinctively is Monte Carlo simulations, where a large number of independent events have to be simulated. At the core of the Monte Carlo simulation lies the Random Number Generator (RNG).
I. INTRODUCTION
(the RNG state) to generate a sequence of numbers that will appear random; being generated through an algorithm they are obviously completely deterministic. The sequence takes the form of:
x, f (x), f 2 (x), f 3 (x), ...
where x is the first value, or set of values, supplied to the RNG, called the seed, and f 2 (x)
is equal to f (f (x)). This recurrence will generate a seemingly random sequence until it has been called a number of times equal to its period. After this point, the sequence starts over.
multiply-with-carry
The multiply-with-carry (MWC) generator has been introduced by Marsaglia in 1991 [9] .
The generator takes the form of:
where a is the multiplier and b the base. The carry, c, is defined by:
When using integer arithmetic on computers, it is advantageous to use a base such as 2 16 or 2 32 in order to avoid the costly operations required to find the carry and replace them by very efficient shift operations. The carry of the operation a * x with base b is c = a * x >> b
where >> is the shift right (shr) operation. The modulo operation can also be transformed into an ADD operation. Indeed, a mod (2 16 ) == a&&2 16 ,
The choice of the multiplier a is not arbitrary: the multiplier is chosen so that ab − 1 is safeprime. The period of the RNG with such a multiplier is on the order of (ab − 1)/2.
This generator is characterized by a very short state vector of only one element of w bits where w is usually 16 or 32. Lagged MWCs can also be developed. These lagged have a longer state vectors which act as a circular buffer of seeds for the MWC generator.
XorShift
The XorShift generator was introduced by Marsaglia [7] and further improved by Panneton [10] and Brent [11] . The improvements proposed by Panneton will be used in this work. This RNG, as its name implies, is based on the successive application of xorshift operations on the state vector. The xorshift operation consists in replacing the w-bit block by a bitwise xor (exclusive or) of the original block with a shifted copy of itself by a position either to the right or to the left, where 0 < a < w and w = 32 or 64. These generators have periods equal to 2 rw − 1.
The generators are characterized by a number of xorshift operations on the state vector to output one random number. The mathematics behind this are well beyond the scope of this paper and are expertly explained by Panneton [10] . Of particular interest is that the RNG is parametrized by r, the number of w-bit elements in the vector and s the number of xorshift operations. The sequence is defined by:
where the v i 's are w bits long and form the state vector and the A j 's are the product of v j xorshift matrices. There are s non-zero A j matrices.
The generators are very fast since they only require bitwise and shift operations on unsigned integers, which are generally some of the fastest instructions on a processor.
Panneton proposes a full period generator with r = 8, s = 7 resulting in a period of 2 256 − 1. The generator has the following recurrence:
where L is a left shift matrix and R a right shift matrix and the exponent the number of bits being shifted.
KISS
The KISS (keep it simple stupid ) has been proposed by Marsaglia as the combination of three RNGs: multiply-with-carry, xorshift and congruential [6] . The first two RNGs have already been discussed in previous sections. The XorShift generator is however different from the one that has already been presented. Indeed, the original XorShift generator proposed by Marsaglia will be used [7] . The proposed generator is a type I XorShift generator [10] .
These generators have r = 1, meaning that the state is represented by only one w = 32 bits variable, and A 1 is the product of three xorshift matrices or, in other words, s = 3. The following A 1 matrix will be used, as proposed by Marsaglia:
The above XorShift generator was shown by Panneton [10] to fail randomness tests of the TestU01 suite by L'Écuyer et al. [12] . However, as will be explained later, combining several random number generators can have a positive effect on the randomness as well as the period of the resulting generator.
The new RNG introduced in this section as part of the combined RNG, the linear congruential generator (LCG) [6] , is similar to the MWC generator. The recurrence has the following form:
where a is a multiplier, c the increment (as opposed to the carry in the MWC) and m the modulus. Again, the choice of a is not left to chance. In order to obtain the full period p = m − 1, the modulo a must be prime and a must be a primitive element modulo m [13] . However, since the objective of this work is the implementation of efficient RNGs, we will forgo the full period LCG and opt for an efficient modulo of 2 32 , which is essentially free through integer overflow. Marsaglia proposes the values a = 69069, c = 1234567 and m = 2 32 [7] .
The final random number value is obtained by xoring the MWC and LCG intermediate values to which the XorShift value is added.
Parallelizing RNGs
If RNGs are not suitably parallelized, running them on a parallel architecture could result in every substream outputing the same exact sequence of pseudo-random numbers, thus rendering useless the parallel architecture or its resulting correlated streams. For example, if only different seeds are sent to every node, the seed sent to node j could be the second random number generated by node i, making substreams i and j identical but lagged by one.
Two main categories of parallelization can be used for generating non-correlated streams on a parallel architecture: those that split a given generator into multiple substreams and those that generate multiple independent streams [14] . From the first category, we again find two subcategories: sequence splitting and leapfrogging.
In sequence splitting, a processor or node j will generate the random numbers
where B is the amount of random numbers generated by each node and R i is a random number. It can easily be seen that this can cause problems if it is not known beforehand how many numbers a given node will need to generate and if this amount happens to be larger than B. This technique can be employed with RNGs capable of computing the i 'th random number generated without computing all the intermediate numbers. From this property, every node j can be seeded with the last value that would have been generated by node j-1.
The generator itself does not have to be modified. 
B. Graphics cards for scientific computing
The recent interest for graphics card computing within the scientific community stems from the fact that GPUs (Graphics Processing Units) offer a low cost alternative to traditional CPU clusters for parallel computations. Graphics hardware being inherently parallel, it is useful for a large array of scientific computations such as dense linear algebra [15] , molecular dynamics [16] , N-Body simulations [17] , and so forth.
This work relies on the NVIDIA CUDA [18] platform which allows the programming of graphics cards using a syntax that is heavily based on the C language. The CUDA platform is available for all graphics card of the G80 family and beyond. The Unified Shader The global CUDA paradigm consists in launching thousands of threads, grouped in thread blocks. These blocks will be assigned to a given MP. A given MP can be assigned to multiple thread blocks that could be scheduled to launch concurrently (in warp locksteps) if the resources of the MP allow for more than one block to be launched, v.g. if there are enough shared memory and registers to accommodate both blocks.
The smallest computational group is called the warp and in the GT200 architecture is composed of 32 threads. An SM will select a warp that is ready to execute and every thread of the warp will execute the same instruction.
Integer multiplications are considered slow on NVIDIA graphics card. Indeed, the integer multiplication of two 32 bits operands has a throughput of 2 operations per clock cycle whereas the throughput of the single precision floating point multiplication has a throughput GPU also provides a lower precision 24 bit integer multiplication with a 32 bits results and an 8 instructions per clock cycle throughput. However, NVIDIA announced that in future hardware versions, the lower precision multiplication will become slower than the full 32 bit multiplication.
III. METHODS

A. GPU implementations
This section will cover the implementation details for the different RNGs that have been used. It is however necessary to explain why the Mersenne Twister (MT) [19] has not been implemented, which is the RNG of choice when an extremely long period is required. The MT RNG requires a fairly large state vector (624 integers, 2496 bytes) in order to generate random numbers. This state has to be stored somewhere and access to fast enough memory is not sufficient. Consequently, the state vector would need to be stored in global memory on the GPU, therefore severely hindering performances. Indeed, since the thread blocks will usually contain more than 32 threads and that each thread needs its own state vector, there is not enough registers or shared memory space to store the state vectors of a thread block.
It has therefore been decided to use RNGs with relatively small state vectors at the cost of a reduced period. The NVIDIA CUDA SDK already has an implementation of the MT19937 random number generator which will be included in the comparison to our results. NVIDIA has used global memory to store the large state vector.
multiply-with-carry
In the current implementation, two MWCs are combined together as has been originally proposed by Marsaglia [20] . There is evidence [21] that combining two or more RNGs not only increases the period but also the randomness of the sequence. These two MWCs therefore need independent multipliers. Since the 32-bit arithmetic and logical units (ALU) of the GPU are used, the multiplier a and carry c values have to fit inside 16 bits and the base b is set to 2 16 . There is a limited number of choices (392 to be exact) for the multiplier a that satisfy the conditions exposed in II A 1. This is seemingly not enough for the thousands of independent RNGs being launched, in accordance with the CUDA paradigm. However, it is the combined results of two MWCs to generate one sequence of random number per thread that is of interest. It is therefore the number of distinct combination of two multipliers that needs to be sufficient, and that number (k-combination of 2 in 392) is plentiful.
The MWC generator is therefore parallelized through parametrization where independent streams are generated by each RNG (or thread). A different set of seeds (two) is also given to every thread. Each thread generates a number of random numbers (>1000) before exiting. The total number of useful operations for the core of the loop to generate one random number is 10 (3 shif ts, 2 ands, 2 mults and 3 adds). This is confirmed by inspection of the generated assembly code, with the addition of address calculations for the storage of the random number and loop overhead.
Fourteen registers are used by this implementation. Using the NVIDIA occupancy calculator, the optimal block sizes of 128, 256 or 512 are found, which give an occupancy of 1.0 on the NVIDIA GTX280 card.
XorShift
The XorShift generator used in this work is the one proposed by Panneton [10] and presented in Section II A 2.
Using values of r = 8 and w = 32, a state vector of eight 32 bit values has to be stored for every generator or, in other words, every thread. Ideally, this state vector is to be stored in registers. However, as of CUDA 2.3, the registers are not indexable, v.g. the [] operator cannot be used, which is required by the algorithm [10] to address the state vector. Shared memory, which is addressable, has therefore been used, as a first approach to store the state vector. Each thread then needs r * w = 256 bits of shared memory.
To fully exploit the bandwidth of the on-chip shared memory, certain guidelines have to be followed [18] . Shared memory is divided into banks that can be accessed simultaneously. If N requests fall into N different memory banks, these requests can then be serviced simultaneously. In the GT200 architecture used for this work, shared memory is divided into 16 banks (equal to the number of threads in a half-warp) and successive 32 bits words are in successive banks. It is therefore important to allocate the vector in shared mem-ory in a way that will not cause bank conflicts, where two requests would be sent to the same memory bank. The scheme (explain the scheme shortly) presented in Figure 1 , which assigns successive state vector element for a given thread with a blockDim stride (where blockDim is the size of the CUDA thread block), has been used resulting in a bank conflict free implementation. The number of useful operations to generate one random number is 18 (11 XORs and 7 shif ts). The C implementation proposed by Panneton [10] outputs one random number every time it is called. It therefore needs to implement an implicit circular buffer over the r elements of the state vector and increment the current vector element pointer, k, every time the routine is called. Consequently, the address and index calculations must be determined at runtime for every generated random number since the indices depend on k. Logical and operations also have to be used to implement a circular buffer over the r elements. This adds many operations that are not directly useful to the generation of random numbers. It results that 52 assembly operations are required to generate one random number.
We have no doubt that Panneton [10] proposed the implementation as an "inline" random generator where one random number is requested for every call. It has been implemented as is as an experiment. However, since the goal of this work is to generate a large quantity of random numbers, we can implement the circular buffer explicitly with r consecutive statements in a manner similar to loop unrolling. With this technique, r random numbers are generated for every execution of the main loop. The total number of assembly instructions is brought down to 23 per random number.
At this point, there is no need for an indexable memory space since the circular buffer has been made explicit. It is therefore possible to replace the shared memory array of r elements with r registers. This decision should be made by taking into consideration which resource (registers or shared memory) will be most likely limited when the RNG is sampled "on-the-fly" by a complete simulation engine also requiring resources. By using registers instead of shared memory, the total number of assembly instructions per random number is found to be an optimal 18.
The number of registers used by this implementation is 14 for the explicit loop and 15
with the unrolled implementation. Using the NVIDIA occupancy calculator, the optimal block sizes of 128, 256 or 512 are found, which give an occupancy of 1.0 on the NVIDIA GTX280 card.
KISS
The implementation of the KISS generator relies on the previously discussed implementation of the MWC generator, together with a simplified XorShift generator and the congruential generator.
The simplified XorShift generator has r = 1, w = 32 and only one unsigned integer is therefore needed to store the state vector. The use of shared memory is consequently avoided. The newly introduced LCG RNG is implemented with a single line of code that can be easily derived from the recurrence presented in Section II A 3.
The same parallelization schemes have been used for the two previously discussed RNGs: different multipliers as well as different seeds for the MWC generator and different seeds to the XorShift generator. The LCG is parametrized using the multiple seeds scheme as well.
The state vector for the combined generator is therefore composed of four 32 bits words (2 for the MWC, 1 for the simplified XorShift and 1 for the LCG). In addition to these seeds, the two multipliers of the MWC also have to be fetched from global memory. The rest of the implementation is similar to what has previously been mentioned in the two previous sections.
The number of useful operations for the main loop of combined generator is found to be 18. In terms of useful operations it is therefore equivalent to the XorShift RNG. However, the need for shared memory has been completely avoided which translates in a reduction of the number of overhead instructions associated with the memory address calculation when compared to the implicit implementation of the XorShift generator. This is apparent in the assembly code file where fewer lines of code are generated for the KISS RNG compared to the implicit XorShift RNG. The newly introduced LCG RNG uses a 32 bit integer multiplication which has a throughput four times lower than the other integer operations used.
B. Performance evaluation
For all implementations, approximately 80 millions random numbers are generated by each call to the random number generator. The random numbers are written to global memory. They could therefore be used by subsequent CUDA kernels or copied back to the computer's main memory for use by the CPU. The execution times also include the writing of the state vector to global memory for subsequent use. The timing results do not include the copying of the results back to the system's main memory. The rate at which the random numbers are generated, in samples per second, will be reported.
Furthermore, the rate at which the random numbers are generated when there is no need to write them back to global memory has also been studied. This result is of interest for applications that would inline the random number generator instead of generating a pool of random numbers for later use. To achieve this result, intermediate results are not written to global memory until the end of the main loop, at which point the state of the RNG is written to memory to ensure that the whole loop is not simply suppressed by optimization during compilation.
The achieved memory bandwidth (BW ) and usable operations per seconds will also be presented with regards to the theoretical limit of the hardware used. The memory bandwidth is measured as:
where n t is the number of random numbers generated per thread, N t the number of threads invoked, t the execution time and the 4 factor is used to account for the size w = 32bits = 4bytes of the generated number. It will only be of interest when the results are written back to global memory. The number of usable operations per second (U ops ) result is measured as:
where n ops is the number of operations required to generated a random number as presented The main loop, which generates a series of random numbers within a kernel, has been unrolled using the supplied pragma to the nvcc compiler in order to reduce the loop control logic overhead. The compiler has chosen not to unroll the main loop of the XorShift generator with the explicit circular buffer most likely due to register pressure.
Finally, the randomness of the implemented RNGs has been assessed with the use of the DIEHARD [22] and TestU01 [12] applications. TestU01 supplies three levels of randomness testing: SmallCrush, Crush and BigCrush. The Crush battery of tests requires approxi- 
IV. RESULTS
In the following tables, the results are presented for the unsigned integer random generator. The first column indicates if the results are written back to memory. The last column of the tables, unif orm rate, presents the rate for a uniformly distributed random number generator. Tables I, II A. Randomness
The randomness of our implementation of these RNGs has been studied with DIEHARD Tables I, II and III provide an overview of the different RNGs implemented in this work.
The GTX280 has a theoretical FLOPs value of 933. The figure assumes that each SP is capable of executing 3 FLOPs per cycle (one fused multiply-add on the SP and one multiply on the SFU). Very special circumstances have to be met to sustain the theoretical FLOPs figure. In the present case, no fused multiply-add will take place and no operation will be sent to the SFU since only integer math is used. The maximal achievable operations per second figure in our case is therefore one third of the maximum theoretical FLOPs figure. To this inherent limitation, memory calculation arithmetic as well as loop overhead have to be acknowledged when looking at the achieved operations per second figure. The theoretical memory bandwidth of the NVIDIA GTX280 is 141.7 GBps. Our own benchmark has revealed that the achievable bandwidth is closer to 117GBps.
The U ops value for the two RNGs not requiring shared memory, the MWC and the KISS generators, show good agreement with the above discussion. They respectively achieve 96.7%
and 97.8% of the maximum theoretical operations per second.
In the XorShift RNG with the implicit circular buffer, the overhead of index and address calculations become apparent. Indeed, 6 instructions are required to fetch one piece of data from shared memory. The overhead would be the same if registers were indexable so it is not a question of shared memory versus indexable registers. In the end, more than half of the operations are required by the index calculation and implementation of the circular buffer, and thus not directly used for random number generation, which explains the low U ops value of 26%. With the explicit version of the same RNG yielding the same results, the observed U ops value raises to 79% of the maximum theoretical operations per second. When avoiding shared memory completely and using only registers to store the state vector, this figure raises to 85%.
It can also be seen that the cost of converting the integer value to the [0,1[ range is almost completely hidden by the bandwidth limitation as there is almost no difference between the integer and uniform samples/s rate when the results are written back to memory. However, when the RNGs are used "on-the-fly", requiring no writes to global memory, the conversion and subsequent normalization are responsible for a performance drop of almost 50% in the worst case.
The achieved memory bandwidth does not go over 50% of the observed achievable bandwidth. Our explanation is that this behavior is related to the fact that only memory writes take place during the main loop of the kernels. The same results are obtained when modifying the benchmark used to find the achievable bandwidth so that only memory writes occur.
A. Comparison with other studies
It is clear that GPUs are an attractive platform for the generation of random numbers, as this study and other studies have shown.
The proposed MWC generator is the fastest GPU-based RNG found in the literature. Its implementation falls natively within the GPUs strength, using only the fastest operations available on the GPU will requiring a small vector state. The proposed XorShift generated is slower than the XorShift generator proposed by Thomas et al. but, as it was said, we are unsure of the actual number of operations required by their implementation to generate one random number, which directly impacts the rate value. We have followed Panneton's recommendation of using more than three XorShifts operations on the state vector to achieve acceptable randomness and we are again unsure if their implementation respects this.
The FPGA platform offers a seemingly unparalleled solution to random number generation. One aspect to keep in mind is that the FPGA implementations presented here most likely fully use the configurable hardware present on the FPGA to generate the reported number of samples per second. In a real world situation, the generated random numbers have to serve a purpose. For example, they could be used within a Monte Carlo simulation.
The FPGA RNG implementations would therefore have to allocate a significant portion of the configurable hardware to the simulation logic, reducing their random number production rate accordingly. The generated numbers could also be transferred through one of the FPGA's extension card to some other hardware platform responsible for the simulation, consequently being limited by the connection between the two devices and once again sacrificing the effective production rate. The higher cost of FPGAs also explains a much smaller gap in the cost-benefit column of Table IV between FPGAs and GPUs.
VI. CONCLUSION
This paper has presented the GPU implementation and parallelization of three random number generators: the multiply-with-carry, the XorShift and the KISS. For each generator, the exploitation of the GPU's resources have been evaluated. The results indicate that the GPU is an attractive platform for generating random numbers. It has also been shown that the intensive use of shared memory as an indexable storage space comes with a high address calculation cost and a significant loss of useful operations per second performance.
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